Digital Computer Electronics — Part 1 MCQs with Explanations
Practice high-yield Computer Science & IT MCQs on Digital Computer Electronics — Part 1 with worked academic solutions for PPSC, FPSC, CSS, PMS, NTS.
Questions
40
Difficulty Level
Exam-Level
Target Exams
PPSC, FPSC, CSS...
Estimated Time
48 mins
Exam-Level PPSC FPSC CSS PMS NTS
Verified for Commission Syllabus • Oct 14, 2026
40
Verified Practice Questions
Interactive test mode with detailed academic worked solutions
Live Progress|0/40 answered
✓0 correct
✗0 wrong
0% score
🎉 Set complete! All 40 questions answered.
Question 1 of 40
★ PPSC
★ FPSC
★ PPSC
★ FPSC
Address 200H contains the byte 3FH. What is the decimal equivalent of 3FH
Correct Answer: Option A — 63
Detailed Academic Explanation:
To convert a hexadecimal number to its decimal equivalent, you need to understand the place values in hexadecimal. In hexadecimal , the digit positions represent powers of 16, starting from 16^0 on the right. The number 3F in hexadecimal can be broken down as follows: 3 is in the 16^1 position, so its value is 3 * 16 = 48. F is in the 16^0 position. In hexadecimal, F equals 15, so its value is 15 * 1 = 15. Adding these values together gives 48 + 15 = 63. Therefore , the decimal equivalent of 3FH is 63.
What logic function is produced by adding an inverter to each input and the output of an AND gate?
Correct Answer: Option C — OR
Detailed Academic Explanation:
Let inputs be A and B. Inverting each input gives A′ and B′ to the AND gate. The AND gate outputs A′ · B′. Now, the output inverter changes A′ · B′ into (A′ · B′)′. By De Morgan’s law: (A′ · B′)′ = A + B. A + B is the OR function , not NOR. The NOR function would be (A + B)′, which is not what we have here. Therefore: Adding inverters to each input and the output of an AND gate produces an OR gate.
What logic function is obtained by adding an inverter to the inputs of an AND gate?
Correct Answer: Option B — NAND
Detailed Academic Explanation:
When you add an inverter (NOT gate) to the inputs of an AND gate, you create a logic gate known as a NAND gate . The NAND gate performs the logical AND operation on its inputs and then negates (inverts) the output. In other words, it gives the opposite result of an AND gate. The truth table for a 2-input NAND gate is as follows: A B Output 0 0 1 0 1 1 1 0 1 1 1 0 As you can see, the output is 1 for all input combinations except when both inputs are 1. Therefore, the correct answer is Option B: NAND .
Conversion of decimal number 61 10 to it's binary number equivalent is
Correct Answer: Option C — 1111012
Detailed Academic Explanation:
1111012 is the correct answer to “Conversion of decimal number 61 10 to it's binary number equivalent is”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
Correct Answer: Option B — switches connected in parallel
Detailed Academic Explanation:
switches connected in parallel is the correct answer to “An OR gate can be imagined as”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
Conversion of an octal number 112 8 to hexadecimal number is
Correct Answer: Option A — 4A16
Detailed Academic Explanation:
4A16 is the correct answer to “Conversion of an octal number 112 8 to hexadecimal number is”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
The functional difference between SR flip-flop and JK flip-flop is that
Correct Answer: Option C — JK flip-flop accepts both inputs 1
Detailed Academic Explanation:
JK flip-flop accepts both inputs 1 is the correct answer to “The functional difference between SR flip-flop and JK flip-flop is that”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
The inverter OR gate and AND gate are called decision-making elements because they can recognize some input _____ while disregarding others. A gate recognizes a word when its output is _____
Correct Answer: Option A — words, high
Detailed Academic Explanation:
words, high is the correct answer to “The inverter OR gate and AND gate are called decision-making elements because they can recognize some input _____ while disregarding others. A gate recognizes a word when its output is _____”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
OR gate is the correct answer to “A positive AND gate is also a negative”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
In which code the successive code characters differ in only one bit position?
Correct Answer: Option A — gray code
Detailed Academic Explanation:
gray code is the correct answer to “In which code the successive code characters differ in only one bit position”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
Conversion of binary number 101101 2 to hexadecimal is
Correct Answer: Option B — 2D16
Detailed Academic Explanation:
2D16 is the correct answer to “Conversion of binary number 101101 2 to hexadecimal is”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
Correct Answer: Option D — their collecting sequences
Detailed Academic Explanation:
their collecting sequences is the correct answer to “ASCII and EBCDIC differ in”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
A p- channel enhancement type MOSFET performs much the same function as a PNP transistor, except that
Correct Answer: Option C — it is controlled by voltage rather than by current, so that it requires very little current at the control terminal
Detailed Academic Explanation:
it is controlled by voltage rather than by current, so that it requires very little current at the control terminal is the correct answer to “A p- channel enhancement type MOSFET performs much the same function as a PNP transistor, except that”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
De Morgan's second therm says that NAND gate is equivalent to a bubbled _____ gate.
Correct Answer: Option D — OR
Detailed Academic Explanation:
OR is the correct answer to “De Morgan's second therm says that NAND gate is equivalent to a bubbled _____ gate.”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
When a transistor is cut off or saturated, transistor _____ have almost no effect
Correct Answer: Option B — variations
Detailed Academic Explanation:
variations is the correct answer to “When a transistor is cut off or saturated, transistor _____ have almost no effect”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
1000 0000 0000 0111 is the correct answer to “Express -7 as 16-bit signed binary numbers.”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
With an RS latch a high S and low R sets the output to _____ ; a low S and a high R _____ the output to low.
Correct Answer: Option C — high, reset
Detailed Academic Explanation:
high, reset is the correct answer to “With an RS latch a high S and low R sets the output to _____ ; a low S and a high R _____ the output to low.”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
complimentary is the correct answer to “Flip-flop outputs are always”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
The output 0 and 1 levels for TTL logic family is approximately
Correct Answer: Option B — 0.6 and 3.5 V
Detailed Academic Explanation:
0.6 and 3.5 V is the correct answer to “The output 0 and 1 levels for TTL logic family is approximately”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
A _____ TTL device can sink up to 16mA and can source up to 400 MA.
Correct Answer: Option C — Standard
Detailed Academic Explanation:
Standard is the correct answer to “A _____ TTL device can sink up to 16mA and can source up to 400 MA.”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
What is the 2's complement of 0011 0101 1001 1100 number?
Correct Answer: Option C — 1100 1010 0110 0100
Detailed Academic Explanation:
1100 1010 0110 0100 is the correct answer to “What is the 2's complement of 0011 0101 1001 1100 number”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
Digital design often starts by constructing a _____ table.
Correct Answer: Option C — Truth
Detailed Academic Explanation:
Truth is the correct answer to “Digital design often starts by constructing a _____ table.”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
F is the correct answer to “The hexadecimal digits are 0 to 9 and A to _____”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
An OR gate has 6 inputs. What is the only input word that produces a 0 output?
Correct Answer: Option A — 0
Detailed Academic Explanation:
0 is the correct answer to “An OR gate has 6 inputs. What is the only input word that produces a 0 output”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
A diagram that illustrates the ore (Logic) of functions in a progran called a
Correct Answer: Option A — Flowchart
Detailed Academic Explanation:
Flowchart is the correct answer to “A diagram that illustrates the ore (Logic) of functions in a progran called a”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
100 is the correct answer to “The Gray code for decimal 7 is”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
The time required for a pulse to decrease from 90 to 10 percent of its maximum value is known as
Correct Answer: Option B — decay time
Detailed Academic Explanation:
decay time is the correct answer to “The time required for a pulse to decrease from 90 to 10 percent of its maximum value is known as”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
Conversion of binary number 101000010111 2 to hexadecimal number is
Correct Answer: Option C — A1716
Detailed Academic Explanation:
A1716 is the correct answer to “Conversion of binary number 101000010111 2 to hexadecimal number is”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
_____dominates the LSI field, and _____ is used extensively where lowest power consumption is necessary.
Correct Answer: Option C — NMOS, CMOS
Detailed Academic Explanation:
NMOS, CMOS is the correct answer to “_____dominates the LSI field, and _____ is used extensively where lowest power consumption is necessary.”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
Conversion of an octal number 143 8 to its decimal number is
Correct Answer: Option C — 9910
Detailed Academic Explanation:
9910 is the correct answer to “Conversion of an octal number 143 8 to its decimal number is”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
both (a) and (b) is the correct answer to “How many inputs signals can a gate have”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
A combinational logic circuit which is used when it is desired to send data from two or more source through a single transmission line is known as
Correct Answer: Option C — multiplexer
Detailed Academic Explanation:
multiplexer is the correct answer to “A combinational logic circuit which is used when it is desired to send data from two or more source through a single transmission line is known as”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
Conversion of binary number 1001001 2 to hexadecimal is
Correct Answer: Option C — 4916
Detailed Academic Explanation:
4916 is the correct answer to “Conversion of binary number 1001001 2 to hexadecimal is”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
CMOS is the correct answer to “Which logic family dissipates the minimum power”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
A bus is a group of _____ carrying digital signals.
Correct Answer: Option A — wires
Detailed Academic Explanation:
wires is the correct answer to “A bus is a group of _____ carrying digital signals.”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
The simplified form of the Boolean expression (X + Y + XY)(X + Z) is
Correct Answer: Option C — X + YZ
Detailed Academic Explanation:
X + YZ is the correct answer to “The simplified form of the Boolean expression (X + Y + XY)(X + Z) is”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
De Morgan's first theorem says that a NOR gate is equivalent to a bubbled _____ gate.
Correct Answer: Option A — AND
Detailed Academic Explanation:
AND is the correct answer to “De Morgan's first theorem says that a NOR gate is equivalent to a bubbled _____ gate.”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
1012 is the correct answer to “Addition of 10 2 and 11 2 is”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
How many bits are required to encode all twenty six letters ten symbols, and ten numerals?
Correct Answer: Option B — 6
Detailed Academic Explanation:
6 is the correct answer to “How many bits are required to encode all twenty six letters ten symbols, and ten numerals”. This question is standard in competitive examination syllabi for Digital Computer Electronics.
In competitive commission exams (FPSC, PPSC, KPPSC, SPSC, CSS, PMS), questions are frequently phrased with distractor options designed to catch rote learners. Whenever you answer an MCQ, read the Detailed Academic Explanation and Conceptual Anchor to understand why the remaining options are incorrect.